ARINC664 Switch IP implements ARINC664 part 7 and provides switching functionality within the ARINC664 network. As an implementation of ARINC664 Switch, IP switches/routes messages of different sizes and time constraints to their destination with a predictable delay. Two levels of priority can be applied to the VLs during device configuration. Thus, the switch can arrange the data queues according to these priorities. Thanks to the AXI4 interface provided with IP Core, error statistics can be fetched to a desired logic, and data injection to the network can be accomplished if desired.

https://www.electraic.com/product/arinc664-switch-ip-core